Publications by the researcher in collaboration with Manuel Eugenio Acacio Sanchez (28)

2024

  1. On the interactions between ILP and TLP with hardware transactional memory

    Microprocessors and Microsystems, Vol. 104

2022

  1. Analysing software prefetching opportunities in hardware transactional memory

    Journal of Supercomputing, Vol. 78, Núm. 1, pp. 919-944

  2. Analysis of the Interactions between ILP and TLP with Hardware Transactional Memory

    Proceedings - 30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022

  3. DeTraS: Delaying stores for friendly-fire mitigation in hardware transactional memory

    IEEE Transactions on Parallel and Distributed Systems, Vol. 33, Núm. 1, pp. 1-13

2020

  1. Concurrent Irrevocability in Best-Effort Hardware Transactional Memory

    IEEE Transactions on Parallel and Distributed Systems, Vol. 31, Núm. 6, pp. 1301-1315

  2. PfTouch: Concurrent page-fault handling for Intel restricted transactional memory

    Journal of Parallel and Distributed Computing, Vol. 145, pp. 111-123

2019

  1. Proyecto Tetris: aprendizaje de la programación en ensamblador por piezas

    Actas de las Jornadas sobre la Enseñanza Universitaria de la Informática (JENUI), Núm. 4

  2. Way Combination for an Adaptive and Scalable Coherence Directory

    IEEE Transactions on Parallel and Distributed Systems, Vol. 30, Núm. 11, pp. 2608-2623

2017

  1. A dedicated private-shared cache design for scalable multiprocessors

    Concurrency and Computation: Practice and Experience

  2. To be silent or not: on the impact of evictions of clean data in cache-coherent multicores

    Journal of Supercomputing, Vol. 73, Núm. 10, pp. 4428-4443

  3. Way-combining directory: An adaptive and scalable low-cost coherence directory

    Proceedings of the International Conference on Supercomputing

2016

  1. Are distributed sharing codes a solution to the scalability problem of coherence directories in manycores? An evaluation study

    Journal of Supercomputing, Vol. 72, Núm. 2, pp. 612-638

  2. Optimization of a linked cache coherence protocol for scalable manycore coherence

    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

2015

  1. Early experiences with separate caches for private and shared data

    Proceedings - 11th IEEE International Conference on eScience, eScience 2015

2014

  1. Characterization of a list-based directory cache coherence protocol for manycore cmps

    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

2012

  1. An experience of early initiation to parallelism in the computing engineering degree at the University of Murcia, Spain

    Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012

  2. Extending magny-cours cache coherence

    IEEE Transactions on Computers, Vol. 61, Núm. 5, pp. 593-606

  3. Una experiencia de iniciación al paralelismo en segundo curso del Grado de Ingeniería Informática

    XVIII Jornadas de Enseñanza Universitaria de la Informática: JENUI 2012 : Ciudad Real, del 10 al 13 de julio de 2012

  4. Using heterogeneous networks to improve energy efficiency in direct coherence protocols for many-core CMPs

    Proceedings - Symposium on Computer Architecture and High Performance Computing

2010

  1. Dealing with transient faults in the interconnection network of CMPs at the cache coherence level

    IEEE Transactions on Parallel and Distributed Systems, Vol. 21, Núm. 8, pp. 1117-1131